PATENT ABSTRACTS OF JAPAN

(11)Publication number:

08-063445

(43)Date of publication of application: 08.03.1996

(51)Int.Cl.

G06F 15/78

(21)Application number: 06-199993

(71)Applicant: HITACHI LTD

(22)Date of filing:

25.08.1994


(72)Inventor: MITSUISHI NAOMIKI

(54) DATA PROCESSOR

(57) Abstract:

PURPOSE: To provide the data processor which has many operation modes while increasing mode terminals, eliminating a decrease in the number of effective terminals, omitting the setting of a register means, and preventing the register means from being rewritten by mistake.

CONSTITUTION: This is a single-chip microcomputer which is formed as a semiconductor integrated circuit on one semiconductor substrate and consists of function blocks of a central processor CPU, a system controller SYSC, an interruption controller INT, a read-only memory ROM, a random access memory RAM, a timer, a serial communication interface SCI, 1st-8th input/output ports IOP1-IOP8, and a clock oscillator CPG. In initializing operation by hardware after this microcomputer starts operating, an operation mode is automatically read in and automatically set in a register.



LEGAL STATUS

[Date of request for examination] 09.05.2000

[Date of sending the examiner's decision of 16.09.2003

rejection]

[Kind of final disposal of application other than withdrawal

the examiner's decision of rejection or application converted registration]

[Date of final disposal for application] 20.11.2003

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision 2003-20218

of rejection]

[Date of requesting appeal against examiner's 16.10.2003

decision of rejection]

[Date of extinction of right]